Abstract: In this letter, an explicit analytical model for the stress induced by annular through-silicon-via (TSV) is developed according to the classical Lamé theory. And then, the analytical model is verified by finite element method (FEM) using ANSYS software. It is shown that, 1) the error between the analytical and FEM results is less than 5.6%, which proves the accuracy of the analytical model; 2) annular TSV induces a tensile radial stress and a compressive circumferential stress in the surrounding silicon. Finally, the guidelines are given for transistor placement to prevent the performance degradation.
Introduction
Three-dimensional integrated circuit (3D IC) has been widely acknowledged as an effective solution to overcome the wiring limits imposed on chip performance, density, and power consumption beyond the current planar technology [1, 2] . The reason is that 3D IC can offer some important advantages, such as the much higher integrity, the significantly shortened length of interconnects, and the heterogeneous integration of various components, and so on [3] . A critical component in 3D IC is the through-silicon-via (TSV), which provides physical and electrical connectivity among the stacked dies [4] .
However, conventional fully filled TSV induces thermo-mechanical stress in surrounding silicon due to the mismatch in coefficient of thermal expansion (CTE) between TSV metal and silicon, when the structure is subjected to a thermal ramp in the process flow [5] . The thermal stress can adversely affect transistor performance and reliability. Fortunately, the partially filled structure, annular TSV, induces much lower stress than the ordinary fully filled TSV [6] . The analytical model for the stress induced by annular TSV is developed in [7] . However, the model can be obtained only by resorting to computer to solve the 1st-and 2nd-order modified Bessel functions of the first kind and the second kind. Therefore, it is necessary to develop an explicit model in order to analyze the characteristics of the annular TSVinduced thermal stress easily.
In this letter, the explicit model for the stress induced by annular TSV is proposed according to the classical Lamé theory and verified by finite element method (FEM).
Explicit model
The annular TSV is shown in Fig. 1 , which is composed of a dielectric core, surrounding metallic annuluses, and an outer oxide liner to separate TSV metal from silicon substrate. Here, D d , D m , and D l represents the outer diameter of dielectric, TSV metal, and oxide liner, respectively.
As the system cools down from the annealing temperature, at which it is free of stress, to the room temperature, the whole structure exhibits an unconstrained differential shrinkage. And then the radial and circumferential thermal stresses are induced into the system. The axial stresses are subject to the requirement that the resultant axial force to be zero since there is no external force on the system [8] . With these conditions, the thermal stresses in the oxide liner and TSV metal can be obtained according to the classical Lamé theory [9] 
where σ represents the thermal stress; the superscripts l and m represent the oxide liner and TSV metal, respectively; 1 , 2 , and 3 are the radial stresses along the interfaces of dielectric/metal, metal/liner, and liner/silicon; the subscripts r, θ, and z refer to the radial, circumferential and directions, respectively; r is the distance from TSV center to the concerned point. Similarly, the stresses in the dielectric and silicon substrate can be given directly as
where the superscripts d and s represent the dielectric and silicon substrate, respectively. As the system cools down from the annealing temperature to the room temperature, both the elastic strain and thermal strain are generated, such that the total circumferential and axial strains can be expressed as
where " and " z represent the total circumferential and axial strains, respectively; E, ν, and α are Young's modulus, Poisson's ratio, and CTE, respectively; and ÁT is thermal load from annealing to room temperature. The thermal stresses can then be determined from boundary conditions for the continuity of the strains at interfaces as follows
where 
Model verification and discussion
FEM simulation was performed to verify the analytical model above by employing ANSYS software [10] . Considering the current 3D TSV technology, the parameters is selected as follows. The outer diameter of dielectric, TSV metal, and oxide liner are 6 µm, 10 µm, 10.2 µm, respectively. A thermal load ÁT ¼ À250°C is assumed, which is the case of 25°C for the room temperature and 275°C for the annealing temperature [11] . The most common cases are studied here, i.e. Cu and SiO 2 /BCB are used as the metal and dielectric materials, respectively. The physical constants are listed in Table I . Since the bad impact of TSV-induced thermal stress is the decrease of performance and reliability of the transistor in surrounding silicon, we concern the stress distribution in silicon. Fig. 2 shows the analytical and FEM results of radial and circumferential thermal stresses induced by annular TSV. Because the Lamé theory, a kind of the 2-D solution, assumes the infinite thickness of the wafer and to be strain free in the z-direction resulting in the plane at the surface, the analytical solution is multiplied by a correction factor of 5 to fit the FEM simulation for both cases. It is shown that the average relative error of analytical solution as compared to FEM result is less than 5.6%, which proves the accuracy of the developed analytical model. In addition, the radial stress is tensile and the circumferential stress is compressive. The reason is that, Cu has a much larger CTE than silicon but a similar Young's modulus with silicon, which results in a larger shrinkage of TSV than that of silicon.
Guidelines for transistor placement
Since the stresses can adversely affect transistor performance and reliability, no transistor is allowed to be placed within the region around TSV. It can be defined as the region with a change of carrier mobility over 5%. That is to say [11] 
where r is the radial stress, ðÞ is the orientation factor, and θ represents the angle between stress applied by the TSV and transistor channel. ¼ 0°and 90°mean that transistor channel is parallel and perpendicular to radial stress, respectively. The values of ðÞ and Π can be found in [11] . By substituting Eq. (6) into Eq. (27), we can obtain the distance of transistors from TSV to prevent the performance degradation as
According to the theory above, the critical safe distances from TSV for pMOS and nMOS devices are listed in Table II . 
Conclusion
TSV-based 3D IC has emerged as an effective approach to enable smaller form factor, higher performance, and lower power consumption than conventional technologies. Annular TSV offers superior thermo-mechanical performance than the conventional fully filled TSV. This letter proposes an explicit analytical model for the thermal stress induced by annular TSV. FEM is used to verify the proposed model. It is shown that average relative error between the analytical and FEM solutions is less than 5.6%, which proves the accuracy of the analytical model. In addition, the radial stress is tensile and the circumferential stress is compressive. Finally, the guidelines are given for transistor placement to prevent the performance degradation.
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